

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER OF PATENTS AND TRADEMARKS
PO. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/992,224	11/19/2001	Christopher K. Sutton	10990531-1	5410
75	90 05/28/2003			
AGILENT TECHNOLOGIES, INC. Legal Department, DL429 Intellectual Property Administration			EXAMINER	
			LAU, TUNG S	
P.O. Box 27240 Loveland, CO	_		ART UNIT	PAPER NUMBER
			2863	·

DATE MAILED: 05/28/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)			
Office Action Summary		09/992,224	SUTTON ET AL.			
	Office Action Summary	Examiner	Art Unit			
	The MAN INC DATE of this communication	Tung S Lau	2863			
Period fo	The MAILING DATE of this communication r Reply	appears on the cover s	neet with the correspondence address			
THE N - Exter after - If the - If NO - Failur - Any re	DRTENED STATUTORY PERIOD FOR REMAILING DATE OF THIS COMMUNICATIOnsions of time may be available under the provisions of 37 CFF SIX (6) MONTHS from the mailing date of this communication period for reply specified above is less than thirty (30) days, a period for reply is specified above, the maximum statutory period for reply within the set or extended period for reply will, by stately received by the Office later than three months after the mid patent term adjustment. See 37 CFR 1.704(b).	N. t 1.136(a). In no event, however reply within the statutory minimulation will apply and will expire SIX atute, cause the application to be	m of thirty (30) days will be considered timely. (6) MONTHS from the mailing date of this communication. come ABANDONED (35 U.S.C. § 133).			
1)⊠	Responsive to communication(s) filed on 1	<u> 9 November 2001</u> .				
2a) <u></u> □	This action is FINAL . 2b)⊠	This action is non-fina	l.			
3)□ Dispositi	3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213. Disposition of Claims					
4)🖂	Claim(s) 1-27 is/are pending in the applica	tion.				
	4a) Of the above claim(s) is/are withdrawn from consideration.					
5)	5) Claim(s) is/are allowed.					
	6)⊠ Claim(s) <u>1-6,8-11,16,18,21,23,25 and 27</u> is/are rejected.					
7) 🛛	Claim(s) 7,12-15,17,19,20,22,24 and 26 is/	are objected to.				
	Claim(s) are subject to restriction an		ent.			
· —	on Papers	·	•			
9)[[] 7	The specification is objected to by the Exam	iner.				
10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
11) The proposed drawing correction filed on is: a) approved b) disapproved by the Examiner.						
	If approved, corrected drawings are required in	reply to this Office action	1,			
12) 🔲 🛚	he oath or declaration is objected to by the	Examiner.				
Priority u	nder 35 U.S.C. §§ 119 and 120					
13)	Acknowledgment is made of a claim for fore	eign priority under 35 L	.S.C. § 119(a)-(d) or (f).			
· —	☐ All b)☐ Some * c)☐ None of:					
/-	1. Certified copies of the priority docum	ents have been receive	ed.			
	2. Certified copies of the priority docum		,			
			been received in this National Stage			
	application from the International ee the attached detailed Office action for a	Bureau (PCT Rule 17.	2(a)).			
14)∐ A	cknowledgment is made of a claim for dome	estic priority under 35 l	J.S.C. § 119(e) (to a provisional application).			
,	☐ The translation of the foreign language cknowledgment is made of a claim for dom	•				
Attachment	(s)					
2) Notice 3) Inform	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449) Paper No(5) 🔲 N	terview Summary (PTO-413) Paper No(s) otice of Informal Patent Application (PTO-152) her:			
J.S. Patent and Tr. PTO-326 (Rev		e Action Summary	Part of Paper No. 8			

Art Unit: 2863

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1, 3, 11, 21, 23, 25, 27, 2, 4, 5, 6, 8, 9, 10, 16 and 18 are rejected under 35 U.S.C. 102(e) as being anticipated by Grey (U.S. Patent Application 2003/0093736).

Regarding claim 1:

Grey discloses an electronic test system for testing an electronic device under test (DUT), said test system comprising an electronic processor (page 3, section 0052, abstract, fig. 2, unit 160); an electronic memory coupled to said electronic processor (fig. 2, unit 166); a hierarchical program structure residing in said memory and executed by said processor (fig. 3, unit 220, page 1-2, section 0018-0020), said hierarchical program structure having multiple levels including a measurement level corresponding to a measurement to be performed on said DUT (page 2, section 0022), lo a test level corresponding to one or more of said measurements (page 3, section 0052), and a procedure level corresponding to

Art Unit: 2863

an ordered list of said tests to be performed on said DUT (page 2, section 0022-0024).

Regarding claim 3:

Grey discloses an electronic test system for testing an electronic device under test (DUT), said test system comprising an electronic processor (page 3, section 0052, abstract, fig. 2, unit 160); an electronic memory coupled to said electronic processor (fig. 2, unit 166); a hierarchical program structure residing in said memory and executed by said processor (fig. 3, unit 220, page 1-2, section 0018-0020), said hierarchical program structure having multiple levels including a measurement level corresponding to a measurement to be performed on said DUT (page 2, section 0022, fig. 1, unit 150), a test level corresponding to one or more of said measurements (page 3, section 0052), and a procedure level corresponding to an ordered list of said tests to be performed on said DUT (page 2, section 0022-0024), each said level embodied in said electronic test system as a software object (fig. 3, unit 240).

Regarding claim 11:

Grey discloses an electronic test system comprising an electronic processor (fig. 2, unit 160); an electronic memory coupled to said electronic processor (page 3, section 0052, abstract, fig. 2, unit 160); a hierarchical structure residing in the memory and executed by said processor (fig. 3, unit 220, page 1-2, section 0018-0020), said hierarchical structure having multiple levels (page 2, section 0022), each level embodied in the electronic test system as a function defined by a

Art Unit: 2863

class(fig. 4, page 2, section 0026-0027), wherein the implementation of the function is defined by the user of the hierarchical structure by implementing the class (page 2, section 0026-0027); said classes including a measurement class corresponding to a measurement to be performed on said device (page 2, section 0026-0027, page 3, section 0052), a test class corresponding to one or more related measurements (page 2, section 0027-0028), and a procedure class corresponding to an ordered list of tests to be performed on said device (page 2-3, section 0030-0033).

Regarding claim 21:

Grey discloses a method for producing an electronic test system software program for testing an electronic device under test (DUT), said program including a hierarchical structure having multiple levels including a measurement level corresponding to a measurement to be performed on said DUT (page 1-2, section 0018-0022), a test level corresponding to one or more of said measurements (page 3, section 0052), and a procedure level corresponding to an ordered list of said tests to be performed on said DUT (fig. 1, unit 150, page 2, section 0026), each level embodied in said program as a software object for testing a device under test (DUT) (fig. 3, section 240), said method comprising the steps of providing a set of functions wherein the implementation of the functions is defined by said hierarchical structure (page 2, section 0019-0021); implementing the functions to define said test system software program (fig. 4-6); generating said electronic test system software objects by implementing said

Art Unit: 2863

functions (fig. 3, unit 240, page 2, section 0021-0027); and utilizing said software objects to test said DUT (fig. 3, unit 240).

Regarding claim 23:

Grey discloses a computer-readable medium on which is stored a program for testing an electronic device under test (DUT) (fig. 1, unit 150), 102), said computer program comprising a measurement software object corresponding to a measurement to be performed on said DUT (page 1-2, section 0018—0021); a test software object defining a test algorithm utilizing parameters provided by said measurement object and corresponding to a test to be performed on said DUT (page 1-2, section 0018-0021); a procedure software object corresponding to an ordered list of said tests to be performed on said DUT (page 2, section 0026-0029); and a plurality of software pointers linking said measurement object, said test object (fig. 3, unit 240, 232), and said procedure object (fig. 3, unit 240, page 5, section 0068-0072).

Regarding claim 25:

Grey discloses an electronic test system for testing a device under test (DUT), said test system comprising an electronic processor (fig. 2, unit 160); an electronic memory coupled to said electronic processor (fig. 2, unit 166); a procedure residing in said memory and executed by said processor (fig. 3, unit 202, page 2, section 0019-0022), said procedure embodied in the electronic test system as a software object for testing a device under test (DUT) (fig. 1, unit 150, page 2, section 0019-0023)), wherein the procedure comprises a function

Art Unit: 2863

defined by a class (page 2, section 0027-0030), wherein the implementation of the function is defined by the user of the test system by implementing the class page 2, section 0025-0027, fig. 4); the procedure object including: a first set of software object methods in the procedure object to perform a plurality of predetermined functions to implement said procedure object (fig. 3, 4).

Regarding claim 27:

Grey discloses a method for producing an electronic test program in which the test procedure is separate from the test algorithm (page 1-2, section –18-0022), the method comprising the steps of providing a software storage medium containing an object oriented program including: software code implementing said test algorithm in a test class defining software object methods (fig. 3, 4); and a set of functions defining said procedure (page 2, section 0022-0024); implementing said functions to produce classes to further define said procedure (page 3, section 0025); and generating said test procedure separate from said test class defined object methods by implementing the functions to provide a list of tests to be run and a list of measurements which provide parameters for each of said tests (page 2, section 0024-0029).

Regarding claim 2, 4, 5, 6, 8, 9, 10, 16 and 18:

Grey also disclose An electronic test system wherein said hierarchical program structure further includes a datapoint level corresponding to a single result of a

Art Unit: 2863

measurement, and said measurement level includes a plurality of said datapoints (page 8, section 0116); an electronic test system wherein said hierarchical program structure further includes a datapoint level, and said measurement level corresponds to a group of said datapoints, said datapoint level embodied in said electronic test system as a datapoint software object (page 8, section 0116, fig. 3); An electronic test system wherein said hierarchical program structure further includes a product model level corresponding to a set of procedures for testing a family of said DUT (page 5, section 0070); an electronic system wherein said set of procedures in said product model level are stored in a DLL file (page 5, 0069-0070); An electronic test system wherein said test object defines a test algorithm (page 1, section 0004).

An electronic test system wherein said test algorithm comprises one or more electronic operations defined by software code, and the electronic parameters for said electronic functions are provided by said measurement to object (page 3, section 0052). An electronic system wherein said test object contains said measurement object, and said measurement object contains said datapoint object (page 8, section 0116, page 3, section 0052).

An electronic test system wherein said electronic processor further is adapted for electronically communicating with said DUT for executing said test software on said DUT and receiving a plurality of electronic outputs from said DUT corresponding to said measurement objects and said datapoint objects (fig. 1, unit 150, page 8, section 0116).

Art Unit: 2863

An electronic test system comprising plug-in software code components residing in said memory and providing an interface to other systems (fig. 1, unit 116, 132), 138).

Claim Objections

2. Claims 7, 12, 13, 14, 15, 17, 19, 20, 22, 24 and 26 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all the limitation of the base claim and any intervening claims.

The following is an examiner's statement of reasons for allowance: prior art fail to teach the object component modal as CPM objects, the class linked to measurement class, capable of beginning and ending the selected process, controlling temperature and humidity, use of a touch pad, Active X Com interface, datapoint which linked to measurement objects, a second set of object methods for creating a test and procedure object containing test object. Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Conclusion

Art Unit: 2863

3. The prior art made of record and not relied upon is considered pertinent to

applicant's disclosure. Hierarchical on a DUT approach is common in the art as

disclose by Hansen (U.S. Patent 6,449,744) and (U.S. Patent 6,128,759) show

on his invention related to method and apparatus for generating a Hierarchical

use on a DUT.

4. Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Tung S Lau whose telephone number is 703-305-3309.

The examiner can normally be reached on M-F 9-5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, John Barlow can be reached on 703-308-3126. The fax phone numbers for

the organization where this application or proceeding is assigned are 703-308-5841 for

regular communications and 703-308-5841 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding

should be directed to the receptionist whose telephone number is 703-308-0956.

TC2800 RightFAX Telephone Numbers: TC2800 Official Before-Final RightFAX - (703)

872-9318, TC2800 Official After-Final RightFAX - (703) 872-9319

TC2800 Customer Service RightFAX - (703) 872-9317

TL

May 19, 2003

John Barlow
Supervisory Patent Examiner
Technology Center 2800

Page 9